We demonstrate faster and energy-efficient column compression multiplication with very small area overheads by using a combination of two techniques: partition of the partial products into two parts for independent parallel column compression and acceleration of the final addition using new hybrid adder structures proposed here. Based on the proposed techniques, 8-b, 16-b, 32b, and 64-b Wallace (W), Dadda (D), and HPM (H) reduction tree based Baugh-Wooley multipliers are developed and compared with the regular W, D, H based Baugh-Wooley multipliers. The performances of the proposed multipliers are analyzed by evaluating the delay, area, and power, with 65 nm process technologies on interconnect and layout using industry standard design and layout tools. The result analysis shows that the 64-bit proposed multipliers are as much as 29%, 27%, and 21% faster than the regular W, D, H based Baugh-Wooley multipliers, respectively, with a maximum of only 2.4% power overhead. Also, the power-delay products (energy consumption) of the proposed 16-b, 32-b, and 64-b multipliers are significantly lower than those of the regular Baugh-Wooley multiplier. Applicability of the proposed techniques to the Booth-Encoded multipliers is also discussed.
Introduction
High-speed multiplication is a primary requirement of highperformance digital systems. In recent trends, the column compression multipliers are popular for high-speed computations due to their higher speeds [1, 2] . The first column compression multiplier was introduced by Wallace in 1964 [3] . He reduced the partial product of rows by grouping into sets of three-row set and two-row set using (3, 2) counter and (2,2) counter, respectively. In 1965, Dadda altered the approach of Wallace by starting with the exact placement of the (3, 2) counter and (2, 2) counter in the maximum critical path delay of the multiplier [4] . Three-dimensional minimization-(TDM-) based column compression approach was proposed in 1996 to perform fast multiplication [5] . Since the 2000s, a closer reconsideration of Wallace and Dadda multipliers has been done and proved that the Dadda multiplier is slightly faster than the Wallace multiplier and the hardware required for Dadda multiplier is lesser than the Wallace multiplier [6, 7] . The HPM-based column compression was developed in 2006, and it has standard layout structure than Eriksson et al. 's multiplier [8] . The detailed case for HPM-based Baugh-Wooley multiplier against the Booth-Encoded multipliers has been described in [9] . In this work, we implement the proposed techniques with the W, D, H based Baugh-Wooley multipliers, and the improved performance is compared with that of the same regular multipliers.
The Baugh-Wooley (BW) algorithm is a relatively straightforward way of doing signed multiplications [10] ; Figure 1 illustrates the algorithm for an 8-bit case, where the partial-product bits have been reorganized as specified by Själander and Larsson-Edefors in his work [11] . The creation of the reorganized partial-product array comprises three steps: (i) the most significant bit (MSB) of the − 1 partialproduct rows and all bits of the last partial-product row, except its MSB, are inverted; (ii) a "1" is added to the th column; (iii) the MSB of the final result is inverted. The total delay of the multiplier can be split up into three parts: due to the partial-product generator (PPG), partial-product summation tree (PPST), and final CPA [12] . Of these, the dominant components of the multiplier delay are due to the PPST and the final adder. The relative delay due to the PPG is small. Therefore, a significant improvement in the speed of the multiplier can be achieved by reducing the delay in 2 VLSI Design   x7 x6 x5 x4 x3 x2 x1 x0   y7 y6 y5 y4 y3 y2 y1 y0   1 #p70 p60 p50 p40 p30 p20 p10 p00   #p71 p61 p51 p41 p31 p21 p11 p01   #p72 p62 p52 p42 p32 p22 p12 p02   #p73 p63 p53 p43 p33 p23 p13 p03   #p75 p65 p55 the PPST and the final adder stage of the multiplier. In this work, the delay of PPST is reduced by using two independent structures in the partial products. The proposed hybrid CPA, based on arrival profile aware design [12, 13] and the BEC (Binary to Excess-1 Converter) Logic [14, 15] , computes the final products much faster. Arrival profile aware hybrid adders have been reported earlier [12, 13] . Recently, further investigations on the same are reported in [16] . This paper is structured as follows. Sections 2 and 3 describe the design of parallel structures for the PPST and the design of hybrid final adder structure, respectively. Section 4 reports the ASIC implementation details and the simulation results. Finally, Section 5 summarizes the result analysis. Throughout the paper, it is assumed that the number of bits in the multiplier and multiplicand is equal.
Design of Parallel Structures
The multiplication process begins with the generation of all partial products in parallel using an array of AND gates. The next major steps in the design process are partitioning of the partial products and their reduction process. Each of these steps is elaborated in the following subsections.
2.1.
Partitioning the Partial Products. We consider two -bit (8-bit) operands of Baugh-Wooley multiplier partial products which form a matrix of rows and 2 columns as shown in Figure 1 . Initially for the partial product of Baugh-Wooley multiplication, we assign an integer as shown in Figure 2 (a); for example, p00 is given an index 0, p10 an index 1, and so on. For convenience, we rearrange the partial products as shown in Figure 2 (b). The two longest columns in the middle of the partial products contribute to the maximum delay in the PPST. Therefore, in this work, we split up the PPST into two parts as shown in the Figure 2(c), in which both parts share equal number of columns. That is, part0 consists of columns and part1 also consists of columns. We then proceed to sum up each column of the two parts in parallel. The summation procedure adopted in this work is described in the next section. Figure 5 , where HA, FA, p0, p1, and p denote half adder ((2,2) counter)), full adder ((3,2) counter), partial final product from part0, partial final product from part1, and final product, respectively. The numerals residing on the HA and FA indicate the position of partial products. The outputs of part0 and part1 are computed independently in parallel, and those values are added using a high-speed hybrid final adder to get the final product.
However, before we proceed to carry out the final addition with the proposed hybrid adder, we first carry out the final addition with the faster adder of CLA for both the unpartitioned W, D, H Baugh-Wooley multiplier and the partitioned W, D, H Baugh-Wooley multiplier. This enables us to evaluate and analyze the effect of partitioning the PPST into two parts. The simulation results and their comparison are listed in Tables 1, 2, and 3, in these tables a negative percentage indicates overhead and a positive percentage indicates a reduction/improvement with reference to the compared multiplier. The comparison shows the percentage improvement and overhead in delay, area, and power of the partitioned multipliers with respect to the unpartitioned multiplier.
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It can be seen that there is 4.3% improvement in the speed for 16-b and 11.2% for 64-b size. The speed limitation in lower bit size multipliers is due to the greater difference between input arrival profile to the final CPA from part0 and part1. But with the increase in the word size, this difference becomes lesser and the improvement in the speed of the partitioned multipliers increases. There is maximum of 11%, 8%, and 6% speed improvement for 64-b W, D, H Baugh-Wooley multipliers with 1% area overhead. Having clearly demonstrated the reduction in the delay of the multipliers due to the partitioning of the partial products, we now proceed to further enhance the speed of the proposed multiplier. There is maximum of 6% to 7% power overhead in W, D, H based Baugh-Wooley multiplier, and this is due to the use of CLA as CPA in each part. But this power overhead is interestingly reduced by proposed hybrid CPA which is elaborated in the next section. 
The Hybrid Final Adder Design
In previous works, the hybrid final adder designs used to achieve the faster performance in parallel multipliers were made up of CLA (carry lookahead adder) and CSLA (carry select adder) [12, 13] . But due to the structure of the CSLA, it occupies more chip area and power than other adders. Thus to achieve the optimal performance, the proposed hybrid adder in this work uses BEC logic for fast summation of uneven input arrival time of the signals originating from the PPST. The BEC adder provides faster performance than carry save adder (CSA) and it consumes less area, low power than the carry select adder (CSLA) [14, 15] .
Hybrid Adder for 8-b
Multiplier. Once each part of the partial products has been reduced to height of one bit column, we get the final partial products as follows:
p0 [10] p0 [9] p0 [8] p7 p6 p5 p4 p3 p2 p1 p0 p1 [15] p1 [14] p1 [13] P1 [12] p1 [11] p1 [10] p1 [9] p1 [8] .
The p0 [10:8] are the exceeding carry bits of part0 and p1 [15] is the carry bit of part1. The p[7:0] of part0 are directly assigned as the final products. To find the remaining p [15:8] , we use the RCA and the BEC as shown in Figure 6 .
The p0[10:8] and p1 [10:8] are added using 3-bit RCA which finds p [10:8] . To obtain the remaining p [15:11] , the p1 [15:11] are assigned to the input of 5-bit BEC, which produce the two partial results p1 [15:11] with Cin of "0" and the 5bit BEC output with the Cin of "1. " Depending on the Cout of RCA (c [10] ), the mux provides the final p [15:11] without having to ripple the carry through p1 [15:11] .
The 8-bit multiplier uses a 5-bit BEC in the final adder, but for the large bit sized multipliers requires multiple BEC, and each of them requires the selection input from the carry output of the preceding BEC. Therefore, to generate the carry output from the BEC, an additional block is developed which is called BECWC. The detailed structures of the 5-bit BEC without carry (BEC) and with carry (BECWC) are shown in Table 4 .
Variable-Size Hybrid
Adder. The variable size of adder blocks always leads to faster performance than a fixed-size block adder [2, 17] ; we, therefore, break down the ripple of gates in the BEC into variable-size groups according to the log 2 method. Based on this approach, the final adder designs for 16-b, 32-b, and 64-b multipliers are shown in Figure 8 .
In BECWC, the mux is getting -bits of data input as it is input for selection input "0" side and + 1-bits of data input from the BECWC output for selection input "1" side. Thus to make equal size of the inputs to the mux, the one-bit "0" is appending with the -bits of the data input as "MSB" (most significant bit).
To analyze independently the effect of the proposed hybrid adder, the partitioned multiplier with CLA final adder is compared with the partitioned multiplier along with the proposed hybrid adder. The simulation results of partitioned W, D, H Baugh-Wooley multipliers with hybrid CPA are listed as first column in Tables 5, 6, and 7. The performance of hybrid CPA (comparison between the partioned multipliers with CLA and partitioned multipliers with hybrid CPA) and overall performance of proposed techniques (comparison between unpartitioned multiplier with CLA and partitioned multiplier with hybrid CPA) are listed as second column and third column, respectively, in Tables 5 to 7 . The result analysis clearly shows that the speed increases with the word size of the multiplier. The hybrid CPA improves the speed of the W, D, H Baugh-Wooley multipliers by 19%, 20%, 15%, respectively, for 64-b size without area and power overhead. The overall improved performance is elaborated in result summary.
ASIC Implementation and Simulation Results
The ASIC implementation of the proposed design follows the cadence design flow. The design has been developed using Verilog-HDL and synthesized in Encounter RTL compiler using typical libraries of TSMC 65 nm technology. The Cadence SoC Encounter is adopted for Placement & Routing (P&R) (Encounter User Guide 2008). Parasitic extraction is performed using Encounter Native RC extraction tool. The extracted parasitic RC (SPEF format) is back annotated to Common Timing Engine in Encounter Platform for static timing analysis. 
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In order to approximate typical signal arrival times and drive strengths, D flip-flops are used on the primary inputs. These flip-flops drive multiple buffers to distribute input signals to 2 AND gates, where is the multiplier word size. Delay simulations were performed for each cell library to resolve the maximum number of buffers that a single D flip-flop can drive and the maximum number of AND gate inputs that a single buffer can drive. The Common Timing Engine used for timing simulation which takes as inputs a design's netlist, cell library process information, parasitic resistance and capacitance data, and simulation environment parameters such as temperature and voltage. All of the timing analysis is performed at the nominal voltage level 0.9 V, for the 65 nm process technology. Temperature was set at 25 ∘ C. The worst case delays of the multipliers are examined with back-annotation of parasitic resistances and capacitances extracted from the layouts. Each standard cell library used for this design includes LEF (Library Exchange Format) files and timing files. A LEF file contains the physical information for a process technology as well as geometric abstracts of all of the cells. All of the timing files used for this research is for the nominal temperature, voltage, and process corner, often named "typical.lib. "
The power simulations were performed using Virtuoso UltraSim which takes as inputs a design's netlist, RC parasitics file in SPEF format, process technology information, temperature and voltage, and a vector stimulus file. For each word size of the multiplier, the VCD (value changed dump) data is generated for all possible input conditions and imported the same to power simulation tool. All the power simulations were performed at the nominal voltage level of 0.9 V for the 65 nm process technology. The simulation temperature was set at 25 ∘ C. Area estimate is based on total cell area of the design. All the multipliers were placed and routed using NanoPlace and NanoRoute of Cadence's Encounter platform. Though five or more layers of metal were available for each process, the 8 by 8 multipliers were routed using three layers of metal and the large 64 by 64 multipliers were routed using four layers of metal. In this work, we have used the same technology and similar design flow for all the designs including the conventional designs used for comparison of the delay, area, and power characteristics.
Result Summary
The comparison between the unpartitioned multipliers with CLA and partitioned multipliers with hybrid CPA is listed as third column in Tables 5 to 7 . These overall performances are plotted in Figure 9 . It summarizes the enhanced performance of the proposed techniques and exhibits that the area of the partitioned multipliers with hybrid CPA is maximum of 5.7% higher than the unpartitioned multipliers with CLA in 16-b word size. But with increasing word size, the area overhead reduces. It is clear that the area overhead of the proposed techniques continuously decreases with increasing word size and is only 0.6% overhead and 3.9%, 3.1% improvement for the 64-b W, D, H Baugh-Wooley multipliers, respectively.
The power consumption of the proposed multiplier is 11% more than regular multipliers for the 16-b word size. With increasing word size, the power requirement for the proposed techniques is reduced. Thus the 64-b partitioned W, D, H Baugh-Wooley multipliers with hybrid CPA requires only 2.5%, 2.2%, and 1.9%, respectively. The percentage overhead of the power-delay products (PDPs) of the proposed multipliers with respect to the regular multipliers is plotted in Figure 10 . Negative values indicate an overhead and positive values a reduction. The PDP values increase with the word size and achieved maximum of 27%, 25%, and 19% reduction in the PDP for the 64-b W, D, H, respectively. The delay values clearly indicate that the proposed techniques much improve the speed of multiplication, also with increasing word size the percentage reduction of the delay increases. Thus, the speed is significantly improved by 29%, 27%, and 21% for the 64-b W, D, H multipliers, respectively.
Though the main goal of this work is to demonstrate the faster and energy-efficient column compression multiplication and not make a comparison of the Wallace, Dadda, and HPM based multipliers, a comparison of the proposed three multipliers shows that for all bit sizes, the Dadda based multipliers are the fastest, consume least power, and therefore also have the lowest PDP. The HPM is based on the Dadda reduction scheme but a direct comparison of the original Dadda with the HPM has not been reported in [8] . A comparison in terms of the TOPS/W (Tera Operations per Watt) in the 65 nm shows that the proposed Dadda based multipliers have the highest TOPS/W for all the bit sizes where for 16-b: 1017 TOPS/W, 32-b: 158 TOPS/W, and 64-b: 27 TOPS/W. Implementation of the proposed multipliers in the 32 nm or 22 nm nodes could lead to much higher values of TOPS/W.
Modified-Booth Multiplier Evaluation
Booth's algorithm is another signed multiplication algorithm that multiplies two signed binary numbers. Here, the partial products of the multipliers are generated by using Modified Booth Encoding (MBE) algorithm which reduce the number of partial product rows to /2 + 1, thus reducing the size and enhancing the speed of the reduction tree [18] . Later, some approaches have been proposed to generate more regular partial product arrays with /2 rows for the MBE multipliers; thus the area, delay, and power consumption of the reduction tree, as well as the whole MBE multiplier, have been reduced [19] .
In this work, in order to explore the applicability of the proposed techniques to the MBE multipliers, we have implemented the MBE with the recent HPM-based reduction. The experimental results for the 32-b HPM-based MBE multiplier, without and with the techniques proposed in this work are shown in Table 8 . It shows 11% speed improvement than the regular MBE multiplier with 10% power overhead. Referring to the results depicted in Figures 9 and 10 with increasing bit size, the speed improvement will increase, power overhead decrease, and the PDP reduce. The MBE in Table 8 has a rating of about 82 TOPS/W ±%1 which is 
Conclusion
We have successfully achieved faster column compression and fast final addition using hybrid final adder structure. With increasing word size, the percentage reduction of the delay increases; at the same time the percentage overhead of the area and power decreases. Actually, there is area reduction in case of the proposed 64-b D, H multipliers. The proposed 16-b, 32-b, and 64-b multipliers have PDP lower than the original multipliers and are, therefore, energy efficient. We have good reasons to believe that for bit sizes greater than or equal to 128, significant speeds can be achieved without any area or power overhead; that is, the 128-bit multiplier would be not only fast but also area, power, and energy efficient. The speed improvements are significant. Also, we have proved that the proposed techniques improve the performance of different column compression multipliers. These design techniques can be implemented with any type of parallel multipliers and even the MBE multipliers of bit sizes greater than 32-b to achieve faster performance without significant area and power overhead.
